

Modular Multilevel DC/DC Converters With Phase-Shift Control Scheme for High-Voltage DC-Based Systems

Wuhua Li, *Member, IEEE*, Qun Jiang, Ye Mei, Chushan Li, *Student Member, IEEE*, Yan Deng, and Xiangning He, *Fellow, IEEE*

Abstract—In this paper, by investigating the topology derivation principle of the phase-shift-controlled three-level dc/dc converters, the modular multilevel dc/dc converters, by integrating the full-bridge converters and three-level flying capacitor circuit, are proposed for the high step-down and high power dc-based systems. The high switch voltage stress in the primary side is effectively reduced by the full-bridge modules in series. Therefore, the low-voltage-rated power devices can be employed to obtain the benefits of low conduction losses. More importantly, the voltage autobalance ability among the cascaded modules is achieved by the inherent flying capacitor, which removes the additional possible active components or control loops. In addition, zero-voltage-switching performance for all the active switches can be provided due to the phase-shift control scheme, which can reduce the switching losses. The circuit operation and converter performance are analyzed in detail. Finally, the performance of the presented converter is verified by the simulation and experimental results from a 2-kW prototype.

Index Terms—Input voltage autobalance, modular multilevel dc/dc converter, phase-shift control scheme, zero-voltage switching (ZVS).

I. INTRODUCTION

DC-BASED distributions and dc-based microgrids are recognized as the promising solutions for future smart-grid systems due to their clear advantages of flexibility for photovoltaic and fuel cells interface, without frequency stability, high conversion efficiency, and easy system control [1], [2]. Furthermore, dc-based data center and residential systems have received considerable attention [3], [4]. In general, a high dc voltage is required for the dc-based distribution and microgrid systems to improve the delivery power capability and reduce the transmission losses. Consequently, high-voltage dc/dc converters with high performance are quite attractive and challengeable research topics in the power electronics community.

Manuscript received September 28, 2013; revised December 11, 2013; accepted January 7, 2014. Date of publication January 21, 2014; date of current version August 26, 2014. This work was supported by the National Basic Research Program of China (973 Program 2014CB247400) and the National Nature Science Foundation of China (51222702). Recommended for publication by Associate Editor Z. Xu.

The authors are with the College of Electrical Engineering, Zhejiang University, Hangzhou 310027, China (e-mail: woohualee@zju.edu.cn; jiangqun@zju.edu.cn; meiye@solatric.com.cn; lcswws@zju.edu.cn; Dengyan@zju.edu.cn; hxn@zju.edu.cn).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TPEL.2014.2301722

For the full-bridge-based high power converters, the high-voltage-rated power MOSFETs and insulated-gate bipolar transistors are required to sustain the high bus voltage, which increases the conduction losses and impact the power density owing to the technological limitations of high-voltage semiconductors. In order to reduce the voltage stress on the active switches, some efforts have been made to derive the advanced converter topologies. The series-input series-rectifier interleaved forward converter with a common transformer reset circuit is proposed in [5], which reduces the switch voltage stress to half of that of the conventional active-clamp forward converters. Likewise, a coupled dual interleaved flyback converter is introduced to halve the switch voltage stress compared with the conventional flyback converters in [6]. Unfortunately, their hard switching operation impacts the conversion efficiency. Furthermore, the interleaved resonant converters with series-connected transformers are given in [7] and [8]. The series half-bridge cells can reduce the switch voltage stress. However, some transformers with multiple windings exist. Moreover, the series asymmetrical half-bridge converter is presented in [9], which combines two asymmetrical half-bridge cells and shares the same transformer and leakage inductance. In addition, three pairs of series switches are connected in the primary side in [10], which reduces the switch voltage stress to only one-third of the high input voltage. In [11], the auxiliary snubber circuit is added to achieve ZVS in a wide load range and reduce the circulating current. Aforementioned topology in [10] is extended to N pairs of half-bridge cells in [12], where the voltage stress of the primary switches is only one N th of the high input voltage. However, the input voltage autobalance mechanism does not exist, which means that additional balance circuits or voltage-sharing control loops are necessary. Three-level converters (TLCs) are appropriate candidates in the high input voltage applications for the advantage of automatically half-input voltage stress on the switches [13]. In order to extend the soft-switching range for the primary switches or minimize the reverse-recovery losses for the secondary diodes, some state-of-the-art improvements are generated [14], [15]. Furthermore, multilevel converters with more devices can span higher input voltage. Unfortunately, the number of the achievable voltage levels is quite limited not only due to the voltage unbalance problems but also due to the voltage clamping requirements, circuit layout, and packaging constraints [16].

The input-series output-parallel (ISOP) connected modular converters are regarded as good choices in the high input voltage

applications. Besides the advantage of the switch voltage stress reduction, ISOP converters are the important step toward truly modular power converter architecture, where the low-power, low-voltage, standardized modules can be connected to realize any given system specifications [17]. However, the input voltage balance is critical for the ISOP systems. Common duty ratio control scheme is proposed in [17] and [18], where the same duty ratio signal is applied to the different modules, and then the input voltage sharing is theoretically achieved, but equally to the extent that the other parameters are equal. Many kinds of control strategies [19]–[24] are carried out to optimize the input voltage balance performance, but the complexity and cost of the system are increased.

In this paper, the flying capacitor and full-bridge converters are combined and integrated to derive the advanced modular multilevel dc/dc converters for the high step-down and high power dc-based conversion applications. Due to the charging and discharging balance of the built-in flying capacitor, the input voltage autobalance ability is naturally realized, which halves the switch voltage stress and overcomes the input voltage imbalance. Furthermore, the phase-shift control strategy can be adopted to achieve the soft-switching operation and reduce the switching losses. The concept of modular multilevel dc/dc converters may provide a clear picture on high-voltage dc/dc topologies for the dc-based distribution and microgrid systems.

The outline of this paper is highlighted as follows. The derivation law of the proposed modular multilevel dc/dc converters is illustrated in Section II. The operational principle and the input voltage autobalance mechanism are analyzed in Section III. Besides, the circuit characteristics of the proposed converter are specified in Section IV. The performance of the presented converter is verified by the simulation and experimental results from the built 2-kW prototype in Section V. The main contributions of this paper are summarized in the last section.

II. DERIVATION LAW OF MODULAR MULTILEVEL CONVERTERS

The derivation process of the proposed modular multilevel dc/dc converters is discussed in this section. It is well known that the neutral-point-clamped (NPC) converters and flying capacitor-based converters are the major multilevel topologies for the high-voltage and high-power applications [25]. For the conventional NPC converters with pulse width modulation control, the abnormal operation condition, such as the mismatch in the gate signals, may cause the voltage imbalance of the input capacitors. Therefore, the converter reliability is impacted. Furthermore, the phase-shift control scheme is not suitable for the conventional NPC converters, which leads to large switching losses. Fortunately, by inserting a small flying capacitor parallel connected with the clamping diodes, the input capacitor voltages are automatically shared because the flying capacitor can be directly parallel with the series input capacitors alternatively [26]. More importantly, the phase-shift control strategy can be easily applied to achieve zero-voltage-switching (ZVS) operation without adding any other power components. The phase-shift-controlled three-level dc/dc converter is plotted in Fig. 1(c). From another point of view, the phase-shift-controlled TLC can




Fig. 1. Derivation of novel TLC: (a) NPC TLC, (b) flying capacitor-based TLC, and (c) phase-shift-controlled combined TLC.




Fig. 2. Derivation of the proposed modular multilevel dc/dc converter: (a) cascaded full-bridge converter, (b) flying capacitor-based TLC, and (c) proposed modular multilevel dc/dc topology.

be regarded as the combination and integration of the three-level NPC converter as given in Fig. 1(a) and the three-level flying capacitor-based circuit as shown in Fig. 1(b), where the input capacitors and active power switches are reused and shared to reduce the circuit complexity. As a result, the advantages of the NPC converter and flying capacitor-based circuit are kept whereas their inherent disadvantages are effectively avoided. Many further improvements are made for the combined phase-shift-controlled TLC by adding some active or passive components to extend the soft-switching operation range [26]–[36].

Based on the previously summarized combined multilevel derivation principle, it is innovative and attractive to consider the possibility of combination of the other fundamental multilevel topologies. For example, the cascaded full-bridge converter, or the ISOP full-bridge converter, and the three-level flying capacitor-based converter are combined and integrated to derive the advanced modular multilevel dc/dc converters, which is detailed illustrated in Fig. 2. The time sequence of the leading leg in the phase-shift-controlled full-bridge converters is kept constant and only the phase of the lagging leg is shifted to regulate the output voltage. This indicates that the leading legs of the cascaded full-bridge converter can be assembled with the three-level flying capacitor-based converter to achieve the input voltage autobalance. And the lagging legs of the cascaded full-bridge converter are still kept unchanged to provide adequate control freedom to achieve fast and accurate output voltage regulation. Consequently, for the proposed modular multilevel dc/dc converters, the big concern of the input-voltage imbalance existed in the ISOP converters is completely overcome due to the built-in flying capacitor. More importantly, the derived modular multilevel dc/dc concept can be easily put forward to N -stage converters by stacking the full-bridge power modules in series in the primary side to satisfy the growing bus voltage




Fig. 3. Proposed modular multilevel dc/dc converter with input voltage auto-balance ability.

in the dc-based distribution and microgrid systems. In view of the phase-shift-controlled topologies, the aforementioned optimized strategies for the phase-shifted-controlled TLCs can be directly transferred to the derived modular multilevel dc/dc converters to generate a family of high performance topologies for the high-voltage and high-power applications. It can be concluded that this modular multilevel converter concept is one of the general solutions for the high-voltage and high-power dc/dc topology origination.

III. OPERATION PRINCIPLE AND INPUT VOLTAGE AUTOBALANCE MECHANISM

For the secondary side of the derived modular multilevel dc/dc converters, the current-type full-wave rectifier, full-bridge rectifier, current doubler rectifier, and other advanced current-type rectifiers can be employed. In this section, the widely adopted current-type full-wave rectifier is applied as an example to explore the circuit performance of the proposed modular multilevel configuration, which is illustrated in Fig. 3. In the primary side, the capacitors C_1 and C_2 are used to split the high input voltage, S_{11} – S_{14} are the power switches of the top full-bridge module, S_{21} – S_{24} form the bottom full-bridge module, C_{s11} – C_{s24} are the parasitic capacitors of the power switches, and L_{lk1} and L_{lk2} are the leakage inductors of the transformers T_1 and T_2 , respectively. In the secondary side, D_{o11} , D_{o12} , L_{f1} , and C_{o1} are for the top full-bridge module and D_{o21} , D_{o22} , L_{f2} , and C_{o2} are for the bottom full-bridge module. i_{p1} , i_{p2} , $i_{D_{o11}}$, $i_{D_{o12}}$, $i_{D_{o21}}$, and $i_{D_{o22}}$ are the primary and secondary currents through the windings of the transformers with the defined direction in Fig. 3. And i_{s1} and i_{s2} are the filter inductors currents.

A. Operation Analysis

The phase-shift control scheme is employed in the proposed converter to realize the ZVS performance of all the power switches, where S_{11} , S_{13} , S_{21} , and S_{23} are the leading-leg switches and S_{12} , S_{14} , S_{22} , and S_{24} are the lagging-leg switches. The key waveforms of the proposed converter are shown in Fig. 4. For the top full-bridge module, S_{11} and S_{13} act with 0.5 duty cycle complementarily with proper dead time t_d , so as for the switches S_{12} and S_{14} . The phase-shift angle between the leading and lagging switch pairs is defined as φ_1 .




Fig. 4. Key waveforms of the proposed converter.

The gate signal pattern of the bottom full-bridge module is similar to that of the top full-bridge module with the phase-shift angle φ_2 . Meanwhile, the leading switches pair S_{11} and S_{13} turns ON and OFF simultaneously with the switch pair S_{21} and S_{23} , while the phase-shift angles φ_1 and φ_2 are decoupled control freedoms for the output voltage regulation. The mode $0 < \varphi_1 - \varphi_2 < t_d$ is taken into consideration when analyzing the operation of the converter, and the equivalent operation circuits are depicted in Fig. 5.

In order to simplify the analysis, the following assumptions are made: 1) all the power switches and diodes are ideal; 2) the parasitic capacitors C_{s11} – C_{s24} of the switches have the same value as C_s ; 3) the voltage ripples on the divided input capacitors C_1 , C_2 and flying capacitors C_f are small due to their large capacitance; 4) the turns ratio of both transformers is $N = n_2:n_1$; and 5) the input voltage is balanced and the autobalance mechanism will be depicted later. There are 15 operation stages in one switching period. Due to the symmetrical circuit structure and operation, only the first eight stages are analyzed as follows.

Stage 1 $[t_0, t_1]$: Before t_1 , the switches S_{11} , S_{14} , S_{21} , and S_{24} are in the turn-on state to deliver the power to the secondary side. The output diodes D_{o11} and D_{o21} are conducted and the output diodes D_{o12} and D_{o22} are reverse biased. The flying capacitor C_f is in parallel with the input divided capacitor C_1 to make V_{Cf} equal to V_{C1} . The primary currents i_{p1} and i_{p2} are expressed as follows, which is increased to the peak value at the end of this stage:

$$i_{p1}(t) = i_{p1}(t_0) + \frac{V_{in}/2 - NV_{out}}{L_{lk1} + N^2 L_{f1}}(t - t_0) \quad (1)$$

$$i_{p2}(t) = i_{p2}(t_0) + \frac{V_{in}/2 - NV_{out}}{L_{lk2} + N^2 L_{f2}}(t - t_0). \quad (2)$$




Fig. 5. Equivalent operation circuits of the proposed converter. (Stage 1) $[t_0-t_1]$, (Stage 2) $[t_1-t_2]$, (Stage 3) $[t_2-t_3]$, (Stage 4) $[t_3-t_4]$, (Stage 5) $[t_4-t_5]$, (Stage 6) $[t_5-t_6]$, (Stage 7) $[t_6-t_7]$, and (Stage 8) $[t_7-t_8]$

Stage 2 $[t_1, t_2]$: At t_1 , the turn-off signals of the switches S_{11} and S_{21} are given. ZVS turn off for these two switches are achieved due to the capacitors C_{s11} and C_{s21} . C_{s11} and C_{s21} are charged and C_{s13} and C_{s23} are discharged by the primary currents.

Stage 3 $[t_2, t_3]$: At t_2 , the voltages of C_{s13} and C_{s23} reach 0 and the body diodes of S_{13} and S_{23} are conducted, providing the ZVS turn-on condition for S_{13} and S_{23} . The flying capacitor C_f is changed to be in parallel with the input divided capacitor C_2 . The primary currents are derived by

$$i_{p1}(t) = \frac{i_{s1}(t)}{N} \quad (3)$$

$$i_{p2}(t) = \frac{i_{s2}(t)}{N}. \quad (4)$$

Stage 4 [t_3, t_4]: At t_3 , S_{14} turns off with ZVS. C_{s14} is charged and C_{s12} is discharged, leading to the forward bias of D_{o12} ; hence, the secondary current i_{s1} circulates freely through both D_{o11} and D_{o12} . i_{p1} is regulated by

$$i_{p1}(t) = i_{p1}(t_3) \cos \omega(t - t_3) \quad (5)$$

where

$$\omega = \frac{1}{\sqrt{2L_{lk2}C_s}}. \quad (6)$$

Stage 5 [t_4, t_5]: At t_4 , the turn-off signal of S_{24} comes. ZVS turn-off performance is achieved for S_{24} . Similar to the previous time interval, D_{o21} and D_{o22} conduct simultaneously, thus leading to the transformer T_2 short-circuit. i_{p2} is regulated by

$$i_{p2}(t) = i_{p2}(t_4) \cos \omega(t - t_4) \quad (7)$$

TABLE I
EFFECT OF DIFFERENT FACTORS

Cases	Results of unbalanced voltage
$N_1 > N_2$	$V_{C1} > V_{C2}$
$L_{lk1} > L_{lk2}$	$V_{C1} > V_{C2}$
$\varphi_1 > \varphi_2$	$V_{C1} > V_{C2}$

where

$$\omega = \frac{1}{\sqrt{2L_{lk2}C_s}}. \quad (8)$$

Stage 6 $[t_5, t_6]$: At t_5 , C_{s12} is discharged completely and the antiparallel diode of S_{12} conducts, getting ready for the ZVS Turn-on of S_{12} . During this time interval, i_{p1} declines steeply due to half-input voltage across the leakage inductor L_{lk1} . i_{p1} is given by

$$i_{p1}(t) = i_{p1}(t_5) - \frac{V_{in}/2}{L_{lk1}}(t - t_5). \quad (9)$$

Stage 7 $[t_6, t_7]$: At t_6 , i_{p1} decreases to 0 and increases reversely with the same slope through S_{12} and S_{13} . C_{s22} is discharged completely and the antiparallel diode of S_{22} conducts. i_{p2} declines rapidly due to half-input voltage across the leakage inductor L_{lk2} . i_{p2} is given by

$$i_{p2}(t) = i_{p2}(t_6) - \frac{V_{in}/2}{L_{lk2}}(t - t_6). \quad (10)$$

Stage 8 $[t_7, t_8]$: At t_7 , i_{p2} decreases to 0 and increases reversely through S_{22} and S_{23} . The current through the output diode D_{o11} decreases to 0 and turns off. The output diode D_{o21} turns off after t_8 , and then a similar operation works in the rest stages.

B. Input Voltage Autobalance Mechanism

The input voltage imbalance is one of the major drawbacks for most multilevel converters and ISOP converters, which is mainly caused by the asymmetry of the component parameter difference and the mismatch of control signals. It has been carried out that the transformer turns ratio difference (N), leakage inductance distinction (L_{lk}), and phase-shift angle mismatch (φ) are the main reasons for the input voltage imbalance in the steady state for the ISOP phase-shift-controlled converters [18]. The effect of these factors is summarized in Table I, which shows that $N_1 > N_2$ or $L_{lk1} > L_{lk2}$ or $\varphi_1 > \varphi_2$ leads to the voltage V_{C1} on the top input capacitor C_1 higher than the voltage V_{C2} on the bottom capacitor C_2 and vice versa. As the parameter difference increases, the voltage gap between V_{C1} and V_{C2} increases correspondingly.

The input voltage autobalance mechanism of the proposed modular multilevel dc/dc converter is displayed in Fig. 6 and detailed elaborated as follows. According to the steady operation of the proposed converter, for the leading-leg switches,




Fig. 6. Input voltage autobalance mechanism: (a) C_f in parallel with C_1 and (b) C_f in parallel with C_2 .

the switches S_{11} and S_{21} have the same time sequence and the switches S_{13} and S_{23} are operated synchronously. When S_{11} and S_{21} are turned ON, S_{13} and S_{23} are turned OFF accordingly, and the flying capacitor C_f is connected in parallel with the top input capacitor C_1 as plotted in Fig. 6(a). This makes V_{Cf} equal to V_{C1} . In the same way, as given in Fig. 6(b), the flying capacitor C_f is in parallel with the bottom input capacitor C_2 , when S_{13} and S_{23} are in turn-on state. This denotes that V_{Cf} and V_{C2} are the same. The connection of C_f with C_1 or C_2 alternates with high switching frequency, which leads to the voltages on both the input capacitors automatically shared and balanced.

It is important to point out that the flying capacitor does not connect with the lagging-leg switches directly. As a result, the operation of C_f hardly affects the states of the lagging-leg switches. Then, both the two phase-shift angles φ_1 and φ_2 can be taken as control freedoms to regulate the output voltage.

IV. CONVERTER PERFORMANCE ANALYSIS

A. Voltage Stresses of Switches

In the primary side, the voltage stress of the power switches $S_{11} - S_{24}$ is half of the input voltage owing to the series structure and the autobalance mechanism. As a result, the low-voltage-rated power devices are available in the high input applications to restrict the conduction losses.

B. ZVS Soft-Switching Condition

1) Leading Legs: ZVS turn-off is achieved for the leading switches due to their intrinsic capacitors. In order to realize ZVS turn-on, enough energy is needed to charge and discharge the intrinsic capacitors. During the dead time interval $[t_1 - t_2]$, S_{11} and S_{21} are turned OFF; C_{s11} and C_{s21} are charged and C_{s13} and C_{s23} are discharged as shown in Fig. 7. According to the Kirchhoffs law, the following equations are derived:

$$i_{C_{s11}} + i_{C_{s13}} = i_{p1} - i_{Cf} \quad (11)$$

$$i_{C_{s21}} + i_{C_{s23}} = i_{p2} + i_{Cf}. \quad (12)$$

It is reasonable to assume that i_{p1} and i_{p2} are nearly constant during this period due to the short dead time. When the sum of $V_{C_{s13}}$ and $V_{C_{s21}}$ is not equal to V_{Cf} , C_f may be charged




Fig. 7. ZVS equivalent circuit of leading switches during dead time.

or discharged. The current i_{Cf} affects the ZVS performance of the power switches according to (11) and (12): 1) when C_f is discharged, i_{Cf} flows in the positive direction as shown in Fig. 7, and ZVS performance of S_{21} and S_{23} is improved but deteriorated for S_{11} and S_{13} ; and 2) when C_f is charged, i_{Cf} flows reversely, which improves the ZVS performance of S_{11} and S_{13} but deteriorates that of S_{21} and S_{23} . Fortunately, C_f is much larger than C_s , making i_{Cf} small. Besides, the output filter inductance is reflected to the primary side and is in series with the resonant inductance. The energy of both the filter inductors and the resonant inductors is sufficient to achieve ZVS for the leading switches. The output filter inductance is so large enough that the leading switches can realize ZVS turn-on even at light loads.

2) *Lagging Legs*: Similar with the leading switches, the lagging switches are able to realize ZVS turn-off by utilizing their intrinsic capacitors. However, only the energies of the resonant inductors are employed to achieve ZVS turn-on for the lagging switches. In order to accomplish ZVS, the following equation should be satisfied [31]

$$\frac{1}{2}L_{lk} \left(\frac{I_o}{N} \right)^2 > \frac{1}{2} \cdot 2C_s \left(\frac{1}{2}V_{in} \right)^2 = \frac{1}{4}C_s V_{in}^2. \quad (13)$$

As the resonant inductance is quite smaller than the filter inductance, the achievement of the ZVS turn-on for the lagging switches is more difficult than the leading switches at light loads.

C. Duty Cycle Loss

During interval $[t_3-t_7]$, V_{a1b1} is negative, and i_{p1} transits from the positive direction to the negative reflected filter inductance current. The secondary diodes D_{o11} and D_{o12} conduct simultaneously, making the secondary rectified voltage become 0. The duty cycle is lost during this time interval, the expression of which is derived by [31]:

$$D_{loss1} = \frac{2(t_7 - t_3)}{T_s} \approx \frac{8L_{lk1}I_{o1}}{NV_{in}}. \quad (14)$$

For the bottom full-bridge module, the duty cycle loss is similar to the top full-bridge module as given by

$$D_{loss2} = \frac{2(t_8 - t_4)}{T_s} \approx \frac{8L_{lk2}I_{o2}}{NV_{in}} \quad (15)$$

where I_{o1} and I_{o2} are the average output currents of top and bottom full-bridge modules, respectively.

TABLE II
SIMULATION RESULTS

C_f	Variables				Results		
	ΔL_{lk} (μH)	N_1	N_2	$\Delta\phi$ ($^\circ$)	V_{c1} (V)	V_{c2} (V)	ΔV (V)
Without	10	18:6:6	18:6:6	0	313.5	286.5	27
	0	18:6:6	16:6:6	0	312.3	287.7	24.6
	0	18:6:6	18:6:6	10	315.8	284.2	31.6
	10	18:6:6	16:6:6	10	343.8	256.2	87.6
With	10	18:6:6	16:6:6	10	300	300	0

From the aforementioned analysis, several clear advantages of the proposed modular multilevel dc/dc converter are obtained, which are listed as follows:

- 1) the voltage stresses of all the primary switches are only half of the input voltage due to the series structure and the input voltage autobalance mechanism;
- 2) ZVS soft-switching performance is achieved for all of the power switches without any extra active or passive components due to the phase-shift control scheme;
- 3) the input voltage autobalance is achieved by the flying capacitor without any auxiliary circuits or complex controls;
- 4) the modular structure of the proposed converter provides the possibility of truly modular system with extended N -stage modules to tackle with higher input voltage.

However, the circulating current at the freewheeling stage is still existed and the ZVS for the lagging switches is difficult at light load in the proposed modular multilevel dc/dc converter. Fortunately, some state-of-the-art improvements for circulating current suppression and soft-switching range extension can be directly transferred to the proposed modular multilevel converter to enhance the circuit performance [26]–[30].

V. SIMULATION AND EXPERIMENTAL VERIFICATIONS

A. Simulation Verification

In order to investigate the influence of the parameter difference and the control mismatch on the input voltage imbalance, some simulation results are executed as given in Table II. The variables are the leakage inductors, transformer turns ratios, and phase-shift angles. $\Delta L_{lk} = L_{lk1} - L_{lk2}$, N_1 and N_2 are the transformer turns ratios of T_1 and T_2 , respectively, and $\Delta\phi = \phi_1 - \phi_2$. The input voltage is 600 V, and the results of the voltage gap ($\Delta V = V_{c1} - V_{c2}$) are revealed in Table II. Fig. 8 shows the simulation waveforms of the last two rows of Table II.

1) *Without Flying Capacitor C_f* : When $\Delta L_{lk} = 10 \mu H$, $N_1 = N_2$, $\Delta\phi = 0^\circ$, V_{c1} is 313.5 V, and V_{c2} is 286.5 V. The voltage difference ΔV is 27 V. Similarly, when only the transformer turns ratios or the phase-shift angles are different to some degree, the voltage gaps are about 24.6 or 31.6 V. However, if the three factors work at the same time, the worst voltage difference can be as large as 87.6 V without any compensation. This




Fig. 8. Simulation waveforms: (a) input voltage without a flying capacitor and (b) input voltage with a flying capacitor.

TABLE III
UTILIZED COMPONENTS AND PARAMETERS OF THE TESTED PROTOTYPE

Components	Parameters
V_m (Input voltage)	600 V
V_{out} (Output voltage)	48 V
P_{out} (Maximum output power)	2000 W
f_s (Switching frequency)	100 kHz
$N_1 = N_2$ (Turns ratio = $n_2/n_1/n_i$)	18:6:6
L_{lk1} (Resonant inductance of top full-bridge module)	19.7 μH
L_{lk2} (Resonant inductance of bottom full-bridge module)	19.8 μH
L_{f1} (Filter inductance of top full-bridge module)	37.2 μH
L_{f2} (Filter inductance of bottom full-bridge module)	40.0 μH
$C_1 = C_2$ (Input filter capacitors)	440 μF
C_f (Flying capacitor)	4.75 μF
$C_{o1} = C_{o2}$ (Output filter capacitors)	220 μF
$S_{11} \sim S_{24}$ (Primary power MOSFETs)	IRFP460
$D_{o11} \sim D_{o22}$ (Output diodes)	MUR3040

indicates that the parameter mismatch may lead to the system failure if the appropriate control loops are not adopted.

2) *With Flying Capacitor C_f* : From Table II, when the three factors work synchronously, the proposed modular multilevel converter shares the input voltage excellently due to the built-in input voltage autobalance mechanism. The input voltage autobalance performance of the proposed converter is also exhibited in Fig. 8 compared with the converter without the flying capacitor.

B. Experimental Verification

In order to verify the performance of the proposed converter, a 2-kW experimental prototype is built and tested. The circuit parameters are listed in Table III.

It is necessary to explicate the design principle of the flying capacitor C_f in this experimental prototype. Charge rate and voltage ripple of the flying capacitor are considered. In order to complete charge and discharge of the C_f during the switching




Fig. 9. Experimental result of primary voltage and current.




Fig. 10. Experimental result of ZVS operation: (a) ZVS operation for S_{11} and (b) ZVS operation for S_{14} .

period, the following equation should be satisfied:

$$5RC \leq T_s \quad (16)$$

where R is the sum of the resistance of the charge and discharge circuit loop and C is the series of C_f with C_1 or C_2 . The voltage ripple of C_f is designed to be limited to 1% in this prototype, so C_f should be large enough to meet the voltage ripple requirements. By simulating, the value of the flying capacitor can be obtained with the tradeoff between the charge rate and the voltage ripple.

The experimental results of the primary input voltage V_{a1b1} and the current i_{p1} at full load are shown in Fig. 9. The voltage waveform is clear without obvious spikes due to the ZVS soft switching of the power switches. The primary current is smooth with slight spikes caused by the resonance between the switches inherent capacitors and the resonant inductance.

The experimental results of the gate signals and the drain-source voltages of the leading switch S_{11} and lagging switch S_{14} are displayed in Fig. 10(a) and (b), respectively. The switch voltage stress is only 300 V, which is half of the input voltage,




Fig. 11. Experimental result of input voltage sharing.




Fig. 12. Measured efficiency of the proposed converter.

indicating that the input voltage sharing is achieved. In addition, ZVS performance for both the leading and lagging switches is realized, which minimizes the switching losses.

Fig. 11 exhibits the input voltage across C_1 and C_2 , both of which are 300 V. It can be seen that the input voltage autobalance is accomplished excellently.

The measured efficiency of the proposed converter under different loads condition is plotted in Fig. 12. The maximum efficiency reaches 96% and the efficiency is above 94% over a wide load range.

VI. CONCLUSION

In this paper, a novel phase-shift-controlled modular multi-level dc/dc converter is proposed and analyzed for the high input voltage dc-based systems. Due to the inherent flying capacitor, which connects the input divided capacitors alternatively, the input voltage is automatically shared and balanced without any additional power components and control loops. Consequently, the switch voltage stress is reduced and the circuit reliability is enhanced. By adopting the phase-shift control scheme, ZVS soft-switching performance is ensured to reduce the switching losses. The modular multilevel dc/dc converter concept can be easily extended to N -stage converter with stacked full-bridge modules to satisfy extremely high-voltage applications with low-voltage-rated power switches.

REFERENCES

- [1] H. Kakigano, Y. Miura, and T. Ise, "Low-voltage bipolar-type DC microgrid for super high quality distribution," *IEEE Trans. Power Electron.*, vol. 25, no. 12, pp. 3066–3075, Dec. 2010.
- [2] S. Anand and B. G. Fernandes, "Reduced-order model and stability analysis of low-voltage DC microgrid," *IEEE Trans. Ind. Electron.*, vol. 60, no. 11, pp. 5040–5049, Nov. 2013.
- [3] S. Anand and B. G. Fernandes, "Optimal voltage level for DC microgrids," in *Proc. IEEE Conf. Ind. Electron.*, 2010, pp. 3034–3039.
- [4] D. Salomonsson, L. Soder, and A. Sannino, "An adaptive control system for a DC microgrid for data centers," *IEEE Trans. Ind. Appl.*, vol. 44, no. 6, pp. 1910–1917, Nov./Dec. 2008.
- [5] K. B. Park, G. W. Moon, and M. J. Youn, "Series-input series-rectifier interleaved forward converter with a common transformer reset circuit for high-input-voltage applications," *IEEE Trans. Power Electron.*, vol. 26, no. 11, pp. 3242–3253, Nov. 2011.
- [6] T. Qain and B. Lehman, "Coupled input-series and output-parallel dual interleaved flyback converter for high input voltage application," *IEEE Trans. Power Electron.*, vol. 23, no. 1, pp. 88–95, Jan. 2008.
- [7] C. H. Chien, Y. H. Wang, B. R. Lin, and C. H. Liu, "Implementation of an interleaved resonant converter for high-voltage applications," *Proc. IET Power Electron.*, vol. 5, no. 4, pp. 447–455, Apr. 2012.
- [8] C. H. Chien, Y. H. Wang, and B. R. Lin, "Analysis of a novel resonant converter with series connected transformers," *Proc. IET Power Electron.*, vol. 6, no. 3, pp. 611–623, Mar. 2013.
- [9] W. Li, Y. He, X. He, Y. Sun, F. Wang, and L. Ma, "Series asymmetrical half-bridge converters with voltage autobalance for high input-voltage applications," *IEEE Trans. Power Electron.*, vol. 28, no. 8, pp. 3665–3674, Aug. 2013.
- [10] T. T. Sun, H. S. H. Chung, and A. Ioinovici, "A high-voltage DC-DC converter with $V_{in}/3$ —Voltage stress on the primary switches," *IEEE Trans. Power Electron.*, vol. 22, no. 6, pp. 2124–2137, Nov. 2007.
- [11] T. T. Sun, H. Wang, H. S. H. Chung, S. Tapuhi, and A. Ioinovici, "A high-voltage ZVZCS DC-DC converter with low voltage stress," *IEEE Trans. Power Electron.*, vol. 23, no. 6, pp. 2630–2647, Nov. 2008.
- [12] H. Wang, H. S. H. Chung, and A. Ioinovici, "A class of high-input low-output voltage single-step converters with low voltage stress on the primary-side switches and high output current capacity," *IEEE Trans. Power Electron.*, vol. 26, no. 6, pp. 1659–1672, Jun. 2011.
- [13] J. R. Pinheiro and I. Barbi, "The three-level ZVS PWM converter—A new concept in high voltage DC-to-DC conversion," in *Proc. IEEE Int. Conf. Ind. Electron. Control Instrum. Autom.*, 1992, pp. 173–178.
- [14] R. Xinbo, L. Zhou, and Y. Yan, "Soft-switching PWM three-level converters," *IEEE Trans. Power Electron.*, vol. 16, no. 5, pp. 612–622, Sep. 2001.
- [15] W. Li, S. Zong, F. Liu, H. Yang, X. He, and B. Wu, "Secondary-side phase-shift-controlled ZVS DC/DC converter with wide voltage gain for high input voltage applications," *IEEE Trans. Power Electron.*, vol. 28, no. 11, pp. 5128–5139, Nov. 2013.
- [16] J. S. Lai and F. Z. Peng, "Multilevel converters—A new breed of power converters," *IEEE Trans. Ind. Appl.*, vol. 32, no. 3, pp. 509–517, May/Jun. 1996.
- [17] R. Giri, V. Choudhary, R. Ayyanar, and N. Mohan, "Common-duty-ratio control of input-series connected modular DC-DC converters with active input voltage and load-current sharing," *IEEE Trans. Ind. Appl.*, vol. 42, no. 4, pp. 1101–1111, Jul./Aug. 2006.
- [18] J. Shi, J. Luo, and X. He, "Common-duty-ratio control of input-series output-parallel connected phase-shift full-bridge DC-DC converter modules," *IEEE Trans. Power Electron.*, vol. 26, no. 11, pp. 3318–3329, Nov. 2011.
- [19] R. Ayyanar, R. Giri, and N. Mohan, "Active input-voltage and load-current sharing in input-series and output-parallel connected modular DC-DC converters using dynamic input-voltage reference scheme," *IEEE Trans. Power Electron.*, vol. 19, no. 6, pp. 1462–1473, Nov. 2004.
- [20] J. W. Kim, J. S. You, and B. H. Cho, "Modeling, control, and design of input-series-output-parallel-connected converter for high-speed-train power system," *IEEE Trans. Ind. Electron.*, vol. 48, no. 3, pp. 536–544, Jun. 2001.
- [21] R. Xinbo, C. Lulu, and Z. Tao, "Control strategy for input-series output-parallel converter," in *Proc. 37th IEEE Power Electron. Spec. Conf.*, 2006, pp. 1–8.
- [22] J. W. Kimball, J. T. Mossoba, and P. T. Krein, "A stabilizing, high-performance controller for input series-output parallel converters," *IEEE Trans. Power Electron.*, vol. 23, no. 3, pp. 1416–1427, May 2008.
- [23] W. Chen, K. Zhang, and X. Ruan, "A input-series- and output-parallel-connected inverter system for high-input-voltage applications," *IEEE Trans. Power Electron.*, vol. 24, no. 9, pp. 2127–2137, Sep. 2009.
- [24] P. J. Grbovic, "Master/slave control of input-series- and output-parallel-connected converters: Concept for low-cost high-voltage auxiliary power supplies," *IEEE Trans. Power Electron.*, vol. 24, no. 2, pp. 316–328, Feb. 2009.

- [25] J. Rodriguez, J. S. Lai, and Z. P. Fang, "Multilevel inverters: A survey of topologies, controls, and applications," *IEEE Trans. Ind. Electron.*, vol. 49, no. 4, pp. 724–738, Aug. 2002.
- [26] F. Canales, P. Barbosa, and F. C. Lee, "A zero-voltage and zero-current switching three-level DC/DC converter," *IEEE Trans. Power Electron.*, vol. 17, no. 17, pp. 898–904, Nov. 2002.
- [27] B. R. Lin and C. H. Chao, "Analysis, design, and implementation of a soft-switching converter with two three-level PWM circuits," *IEEE Trans. Power Electron.*, vol. 28, no. 17, pp. 1700–1710, Apr. 2013.
- [28] B. R. Lin and C. H. Chao, "Analysis of an interleaved three-level ZVS converter with series-connected transformers," *IEEE Trans. Power Electron.*, vol. 28, no. 7, pp. 3088–3099, Jul. 2013.
- [29] B. R. Lin and C. H. Liu, "ZVS DC/DC converter based on two three-level PWM circuits sharing the same power switches," *IEEE Trans. Power Electron.*, vol. 60, no. 10, pp. 4191–4200, Oct. 2013.
- [30] W. Li, P. Li, H. Yang, and X. He, "Three-level forward flyback phase-shift ZVS converter with integrated series-connected coupled inductors," *IEEE Trans. Power Electron.*, vol. 27, no. 6, pp. 2846–2856, Jun. 2012.
- [31] X. Ruan, Z. Chen, and W. Chen, "Zero-voltage-switching PWM hybrid full-bridge three-level converter," *IEEE Trans. Power Electron.*, vol. 20, no. 2, pp. 395–404, Mar. 2005.
- [32] E. Chu, X. Hou, H. Zhang, M. Wu, and X. Liu, "Novel zero-voltage and zero-current switching (ZVZCS) PWM three-level DC/DC converter using output coupled inductor," *IEEE Trans. Power Electron.*, vol. 29, no. 3, pp. 1082–1093, Mar. 2014.
- [33] F. Liu, J. Yan, and X. Ruan, "Zero-voltage and zero-current-switching PWM combined three-level DC/DC converter," *IEEE Trans. Power Electron.*, vol. 57, no. 2, pp. 1644–1654, May 2010.
- [34] X. Ruan and B. Li, "Zero-voltage and zero-current-switching PWM hybrid full-bridge three-level converter," *IEEE Trans. Power Electron.*, vol. 52, no. 1, pp. 213–220, Feb. 2005.
- [35] F. Liu and X. Ruan, "ZVS combined three-level converter a topology suitable for high input voltage with wide range applications," *IEEE Trans. Power Electron.*, vol. 54, no. 2, pp. 1061–1072, Apr. 2007.
- [36] Y. Shi and X. Yang, "Zero-voltage switching PWM three-level full-bridge DC/DC converter with wide ZVS load range," *IEEE Trans. Power Electron.*, vol. 28, no. 10, pp. 4511–4524, Oct. 2013.



Wuhua Li (M'09) received the B.Sc. and Ph.D. degrees in applied power electronics and electrical engineering from Zhejiang University, Hangzhou, China, in 2002 and 2008, respectively.

From September 2004 to March 2005, he was a Research Intern, and from January 2007 to June 2008, a Research Assistant in GE Global Research Center, Shanghai, China. From July 2008 to April 2010, he joined the College of Electrical Engineering, Zhejiang University, as a Postdoctoral Researcher. In May 2010, he became a faculty member at Zhejiang University as a Lecturer. In December 2010, he was promoted to Associate Professor. From July 2010 to September 2011, he was a Ryerson University Postdoctoral Fellow with the Department of Electrical and Computer Engineering, Ryerson University, Toronto, ON, Canada. His research interests include high efficiency power converters and renewable energy power conversion system. He has published more than 100 peer-reviewed technical papers and holds more than 30 issued/pending patents.

Dr. Li, due to his excellent teaching and research contributions, received the 2011 TOP TEN Excellent Young Staff Award and the 2012 Distinguished Young Scholar Award from Zhejiang University, the 2012 Outstanding Young Researcher Award from Zhejiang Province, and the 2012 Delta Young Scholar from Delta Environmental & Educational Foundation. He received three Scientific and Technological Achievements Awards from Zhejiang Provincial Government and the State Educational Ministry of China in 2009 and 2011, respectively.



Qun Jiang was born in Zhejiang, China, in 1989. She received the B.Sc. degree in the electrical and information engineering from Zhejiang University, Hangzhou, China, in 2012, where she is currently working toward the M.Sc. degree in the College of Electrical Engineering.

Her research interests include modular multilevel dc/dc converters.



Ye Mei was born in Zhejiang, China, in 1980. He received the B.Sc. and M.S. degrees from the Department of Electrical Engineering, Zhejiang University, Hangzhou, China, in 2002 and 2005, respectively, where he is currently working toward the Ph.D. degree in electrical engineering.

His research interests include high efficiency power converters and photovoltaic power system.



Chushan Li (S'10) received the B.E.E. degree from the Department of Electrical Engineering, Zhejiang University, Hangzhou, China, in 2008, where he is currently working toward the Ph.D. degree in the College of Electrical Engineering.

From April to September in 2008, he was an internship student with the Power Application Design Center in National Semiconductor (Hong Kong) Co., Ltd. From December 2010 to October 2011, he was a Visiting Scholar with the FREEDM Center in North Carolina State University, where he was involved in

the researches of a solid-state transformer and smart grid. His research interest includes renewable energy technology and direct ac–ac power conversion.



Yan Deng received the B.E.E. degree from the Department of Electrical Engineering and the Ph.D. degree in power electronics and electric drives from the College of Electrical Engineering, Zhejiang University, Hangzhou, China, in 1994 and 2000, respectively.

Since 2000, he has been a faculty member at Zhejiang University, teaching and conducting research on power electronics. He is currently an Associate Professor. His research interests include topologies and control for switch-mode power

conversion.



Xiangning He (M'95–SM'96–F'10) received the B.Sc. and M.Sc. degrees from the Nanjing University of Aeronautical and Astronautical, Nanjing, China, in 1982 and 1985, respectively, and the Ph.D. degree from Zhejiang University, Hangzhou, China, in 1989.

From 1985 to 1986, he was an Assistant Engineer at the 608 Institute of Aeronautical Industrial General Company, Zhuzhou, China. From 1989 to 1991, he was a Lecturer at Zhejiang University. In 1991, he obtained a Fellowship from the Royal Society of U.K., and conducted research in the Department of Computing and Electrical Engineering, Heriot-Watt University, Edinburgh, U.K., as a Postdoctoral Research Fellow for two years. In 1994, he joined Zhejiang University as an Associate Professor. Since 1996, he has been a Full Professor in the College of Electrical Engineering, Zhejiang University. He was the Director of the Power Electronics Research Institute and the Head of the Department of Applied Electronics, and is currently the Vice Dean of the College of Electrical Engineering, Zhejiang University. He is the author or coauthor of more than 280 papers and one book "Theory and Applications of Multi-level Converters." He holds 22 patents. His research interests include power electronics and their industrial applications.

Dr. He received the 1989 Excellent Ph.D. Graduate Award, the 1995 Elite Prize Excellence Award, the 1996 Outstanding Young Staff Member Award, and 2006 Excellent Staff Award from Zhejiang University for his teaching and research contributions. He received seven Scientific and Technological Achievements Awards from Zhejiang Provincial Government and the State Educational Ministry of China in 1998, 2002, 2009, and 2011 respectively, and six Excellent Paper Awards. He has been appointed as IEEE Distinguished Lecturer by the IEEE Power Electronics Society in 2011. He is also a Fellow of the Institution of Engineering and Technology (formerly IEE), U.K.

Dr. He received the 1989 Excellent Ph.D. Graduate Award, the 1995 Elite Prize Excellence Award, the 1996 Outstanding Young Staff Member Award, and 2006 Excellent Staff Award from Zhejiang University for his teaching and research contributions. He received seven Scientific and Technological Achievements Awards from Zhejiang Provincial Government and the State Educational Ministry of China in 1998, 2002, 2009, and 2011 respectively, and six Excellent Paper Awards. He has been appointed as IEEE Distinguished Lecturer by the IEEE Power Electronics Society in 2011. He is also a Fellow of the Institution of Engineering and Technology (formerly IEE), U.K.